cemu-project_Mirror/Cemu
1
0
Fork 0
mirror of https://github.com/cemu-project/Cemu.git synced 2025-04-29 14:59:26 -04:00
Code Issues Projects Releases Packages Wiki Activity

PPCRec: Use 32bit mov for 32bit operations

Browse source
This commit is contained in:
Exzap 2024-10-25 09:17:04 +02:00
parent 711b56c9f6
commit 8e78371005
1 changed files with 6 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
src/Cafe/HW/Espresso/Recompiler/BackendX64/BackendX64.cpp
View file

@ -1100,13 +1100,13 @@ bool PPCRecompilerX64Gen_imlInstruction_r_r_s32(PPCRecFunction_t* PPCRecFunction
{ {
uint32 immU32 = (uint32)imlInstruction->op_r_r_s32.immS32; uint32 immU32 = (uint32)imlInstruction->op_r_r_s32.immS32;
if(regR != regA) if(regR != regA)
x64Gen_mov_reg64_reg64(x64GenContext, regR, regA); x64Gen_mov_reg64Low32_reg64Low32(x64GenContext, regR, regA);
x64Gen_add_reg64Low32_imm32(x64GenContext, regR, (uint32)immU32); x64Gen_add_reg64Low32_imm32(x64GenContext, regR, (uint32)immU32);
} }
else if (imlInstruction->operation == PPCREC_IML_OP_SUB) else if (imlInstruction->operation == PPCREC_IML_OP_SUB)
{ {
if (regR != regA) if (regR != regA)
x64Gen_mov_reg64_reg64(x64GenContext, regR, regA); x64Gen_mov_reg64Low32_reg64Low32(x64GenContext, regR, regA);
x64Gen_sub_reg64Low32_imm32(x64GenContext, regR, immS32); x64Gen_sub_reg64Low32_imm32(x64GenContext, regR, immS32);
} }
else if (imlInstruction->operation == PPCREC_IML_OP_AND || else if (imlInstruction->operation == PPCREC_IML_OP_AND ||
@ -1114,7 +1114,7 @@ bool PPCRecompilerX64Gen_imlInstruction_r_r_s32(PPCRecFunction_t* PPCRecFunction
imlInstruction->operation == PPCREC_IML_OP_XOR) imlInstruction->operation == PPCREC_IML_OP_XOR)
{ {
if (regR != regA) if (regR != regA)
x64Gen_mov_reg64_reg64(x64GenContext, regR, regA); x64Gen_mov_reg64Low32_reg64Low32(x64GenContext, regR, regA);
if (imlInstruction->operation == PPCREC_IML_OP_AND) if (imlInstruction->operation == PPCREC_IML_OP_AND)
x64Gen_and_reg64Low32_imm32(x64GenContext, regR, immS32); x64Gen_and_reg64Low32_imm32(x64GenContext, regR, immS32);
else if (imlInstruction->operation == PPCREC_IML_OP_OR) else if (imlInstruction->operation == PPCREC_IML_OP_OR)
@ -1131,7 +1131,7 @@ bool PPCRecompilerX64Gen_imlInstruction_r_r_s32(PPCRecFunction_t* PPCRecFunction
uint32 sh = (vImm>>16)&0xFF; uint32 sh = (vImm>>16)&0xFF;
uint32 mask = ppc_mask(mb, me); uint32 mask = ppc_mask(mb, me);
// copy rS to temporary register // copy rS to temporary register
x64Gen_mov_reg64_reg64(x64GenContext, REG_RESV_TEMP, regA); x64Gen_mov_reg64Low32_reg64Low32(x64GenContext, REG_RESV_TEMP, regA);
// rotate destination register // rotate destination register
if( sh ) if( sh )
x64Gen_rol_reg64Low32_imm8(x64GenContext, REG_RESV_TEMP, (uint8)sh&0x1F); x64Gen_rol_reg64Low32_imm8(x64GenContext, REG_RESV_TEMP, (uint8)sh&0x1F);
@ -1148,7 +1148,7 @@ bool PPCRecompilerX64Gen_imlInstruction_r_r_s32(PPCRecFunction_t* PPCRecFunction
sint32 immS32 = (uint32)imlInstruction->op_r_r_s32.immS32; sint32 immS32 = (uint32)imlInstruction->op_r_r_s32.immS32;
x64Gen_mov_reg64_imm64(x64GenContext, REG_RESV_TEMP, (sint64)immS32); // todo: Optimize x64Gen_mov_reg64_imm64(x64GenContext, REG_RESV_TEMP, (sint64)immS32); // todo: Optimize
if( regR != regA ) if( regR != regA )
x64Gen_mov_reg64_reg64(x64GenContext, regR, regA); x64Gen_mov_reg64Low32_reg64Low32(x64GenContext, regR, regA);
x64Gen_imul_reg64Low32_reg64Low32(x64GenContext, regR, REG_RESV_TEMP); x64Gen_imul_reg64Low32_reg64Low32(x64GenContext, regR, REG_RESV_TEMP);
} }
else if (imlInstruction->operation == PPCREC_IML_OP_LEFT_SHIFT || else if (imlInstruction->operation == PPCREC_IML_OP_LEFT_SHIFT ||
@ -1156,7 +1156,7 @@ bool PPCRecompilerX64Gen_imlInstruction_r_r_s32(PPCRecFunction_t* PPCRecFunction
imlInstruction->operation == PPCREC_IML_OP_RIGHT_SHIFT_S) imlInstruction->operation == PPCREC_IML_OP_RIGHT_SHIFT_S)
{ {
if( regA != regR ) if( regA != regR )
x64Gen_mov_reg64_reg64(x64GenContext, regR, regA); x64Gen_mov_reg64Low32_reg64Low32(x64GenContext, regR, regA);
if (imlInstruction->operation == PPCREC_IML_OP_LEFT_SHIFT) if (imlInstruction->operation == PPCREC_IML_OP_LEFT_SHIFT)
x64Gen_shl_reg64Low32_imm8(x64GenContext, regR, imlInstruction->op_r_r_s32.immS32); x64Gen_shl_reg64Low32_imm8(x64GenContext, regR, imlInstruction->op_r_r_s32.immS32);
else if (imlInstruction->operation == PPCREC_IML_OP_RIGHT_SHIFT_U) else if (imlInstruction->operation == PPCREC_IML_OP_RIGHT_SHIFT_U)